Background {#Sec1}
==========

Field-effect transistors with a ferroelectric gate insulator layer (FeFETs) have attracted considerable interest for a variety of integrated circuit applications. Due to its inherent negative capacitance (NC) properties, a FeFET can achieve steeper switching behavior than a conventional MOSFET, enabling lower voltage operation \[[@CR1]\]. Various channel structures \[[@CR2]--[@CR4]\] and materials \[[@CR5]--[@CR7]\] have obtained sub-60 mV/decade subthreshold swing (SS). Also, hysteresis in the current-voltage (*I*-*V*) characteristic due to remnant polarization (*P*~r~) can be used for non-volatile memory (NVM) application \[[@CR8]\]. Material development for FeFETs recently has focused on polycrystalline-doped HfO~2~ due to its better thickness scalability \[[@CR9]\] and CMOS process compatibility \[[@CR2]\]. However, there still exists a fundamental limit for HfO~2~ thickness scaling to avoid undesired gate leakage current; this in turn limits the FinFET \[[@CR2]\]. Inspired by the nanocrystal MOS and memory device concept \[[@CR10], [@CR11]\], an insulating dielectric (DE) layer with embedded ferroelectric (FE) nanocrystals is introduced in this work. The resulting new device design illustrated in Fig. [1](#Fig1){ref-type="fig"} is called the "Nanocrystal-Embedded-Insulator" (NEI) FeFET. The main advantage of this design is a thinner unified-FE/DE layer that meets the low-gate-leakage requirement.Fig. 1**a** Key process steps for the fabrication of the NEI ferroelectric field-effect transistors. **b** 3D schematic of the fabricated NEI FeFET

In this work, NEI FeFETs are reported. Physical properties and ferroelectricity of the NEI layers with different physical thicknesses are characterized. Electrical performance of NEI FeFETs is investigated for low-voltage logic and NVM applications.

Methods {#Sec2}
=======

Key process steps for NEI FeFETs fabrication are shown in Fig. [1](#Fig1){ref-type="fig"}a. Four-inch n-type Ge(001) wafers with a resistivity of 0.088--0.14 Ω cm were used as the starting substrates. After pregate cleaning using diluted HF, Ge(001) wafers were loaded into an atomic layer deposition (ALD) chamber for the deposition of the NEI layer comprising ZrO~2~ nanocrystals embedded in amorphous Al~2~O~3~ matrix. NEI layers with the various thicknesses were utilized in this work. TaN metal gate was deposited on the NEI FeFETs using the reactive sputtering. After the gate patterning and etching, BF~2~^+^ ions were implanted into the source/drain regions at an energy of 20 keV and a dose of 1 × 15 cm^−2^. Thirty-nanometer nickel (Ni) was deposited in source/drain regions using the lift-off process. Finally, device fabrication was completed with rapid thermal annealing (RTA). Control metal-oxide-semiconductor field-effect transistors (MOSFETs) with a purely dielectric Al~2~O~3~ gate insulating layer also were fabricated.

Figure [1](#Fig1){ref-type="fig"}b shows the 3D schematic of the fabricated NEI FeFET, which comprises FE nanocrystals embedded in an amorphous DE gate insulating layer. Although the volume of FE material is small, it is sufficient for NCFET and NVM applications. The insulating DE material is key to achieving low gate leakage and low operating voltage; it should have both a large bandgap energy and high dielectric permittivity (*κ*). It also should provide for a high coercive field (*E*~c~) of the embedded FE nanocrystals.

The cross-sectional transmission electron microscope (XTEM) image in Fig. [2](#Fig2){ref-type="fig"}a shows the source/drain, channel, and gate edge regions of a fabricated FeFET. Figures [2](#Fig2){ref-type="fig"}b and c indicate the thicknesses of the NEI layers studied in this work to be 3.6 and 2.1 nm, respectively. Note that an interfacial layer of GeO~*x*~ exists between the NEI layer and Ge, although it cannot be seen.Fig. 2**a** XTEM image showing gate, channel, and source/drain regions of NEI-FeFET. **b** and **c** XTEM images of gate stack of FeFETs with 3.6- and 2.1-nm-thick NEI layers, respectively

High-resolution TEM (HRTEM) images in Fig. [3](#Fig3){ref-type="fig"} demonstrate the ZrO~2~ nanocrystals embedded in amorphous Al~2~O~3~ on Ge(001) in the NEI samples with thicknesses of 3.6 and 6 nm. In our previous work, we have shown that the atomic percentage of Zr in the NEI layer is less than 0.5% \[[@CR12]\]. Based on the diffraction patterns, the interplanar spacing *d* within the nanocrystals is calculated to be 0.173 nm, which corresponds to (111)-oriented orthorhombic ZrO~2~ phase \[[@CR13]\].Fig. 3HRTEM images showing nanocrystals embedded in amorphous Al~2~O~3~ for the samples with thicknesses of **a** 3.6 nm and **b** 6 nm. Insets show that the interplanar spacing *d* in the nanocrystal is 0.173 nm, corresponding to o-ZrO~2~(111) phase

Polarization vs. voltage (*P*-*V*) and piezoresponse force microscopy (PFM) measurements were carried out on the NEI samples with the different thicknesses. To characterize the ferroelectricity of the NEI layer, *P*-*V* curves of TaN/NEI (3.6 nm)/Ge, TaN/NEI (6 nm)/Si~0.7~Ge~0.3~, and TaN/NEI (10 nm)/TaN capacitors are shown in Fig. [4](#Fig4){ref-type="fig"}a, b, and c, respectively. The NEI layer exhibits a lower *P* than the reported values of HfZrO~2~ (HZO) \[[@CR14]\], which is due to the fact that the volume ratio of ZrO~2~ nanocrystal in Al~2~O~3~ matrix is quite low. It is seen that the remnant polarization *P*~r~ of the NEI film increases with the increasing of film thickness. *P-V* curves in Fig. [4](#Fig4){ref-type="fig"}c indicate that the ferroelectricity of the NEI layer degenerates while the annealing temperature increases from 450 to 550 °C. It is noted that the reason for the unclosed *P-V* loops is because a leakage indeed exists. It was reported that the resultant offset at zero electric field diminishes as the voltage sweeping range is reduced \[[@CR3], [@CR15], [@CR16]\]. The amplitude (upper) and phase (lower) images of 3.6 nm, 6 nm, and 10 nm NEI were measured, as shown in Fig. [5](#Fig5){ref-type="fig"}a, b, and c, respectively. As shown in Fig. [6](#Fig6){ref-type="fig"}, patterns indicating the opposite polarity written onto the surface of NEI on TaN exhibit the clearer contrast with the increasing of film thickness.Fig. 4**a**--**c** Measured *P*-*V* curves of TaN/NEI (3.6 nm)/Ge, TaN/NEI (6 nm)/Si~0.7~Ge~0.3~, and TaN/NEI (10 nm)/TaN, respectivelyFig. 5**a**--**c** Amplitude (upper) and phase (lower) images of PFM measurement for 3.6, 6, and 10 nm NEI on TaN, respectivelyFig. 6**a**--**c** Phase change characteristics of 3.6, 6, and 10 nm NEI on TaN, respectively. It is observed that opposite polarity can be written onto the surface of the NEI layer

Results and Discussion {#Sec3}
======================

NEI NCFET {#Sec4}
---------

Figure [7](#Fig7){ref-type="fig"}a shows measured *I*~DS~-*V*~GS~ curves of the NEI NCFETs with a NEI thickness of 3.6 nm annealed at 450 °C and 500 °C. The NCFETs exhibit little hysteresis indicating the good matching between the ferroelectric capacitance and the MOS capacitance in the transistors. The NCFETs show the NC effect induced clockwise *I-V* loops, which is in contrast to the counterclockwise ones by charge trapping/detrapping \[[@CR17]\]. The gate leakage *I*~G~ as a function of *V*~GS~ of the same pair of devices demonstrates that the formation of nanocrystals in Al~2~O~3~ does not increase the gate leakage. Figure [7](#Fig7){ref-type="fig"}b shows that the NCFETs achieve the sub-60 mV/decade steep SS points for the forward and reverse sweepings. The SS fluctuations in the NEI NCFET, also observed in NC FinFETs \[[@CR2], [@CR18]\], might be due to the polarization switching by the different ferroelectric nanocrystals or domains. The measured *I*~DS~-*V*~DS~ curves for the same pair of devices in Fig. [7](#Fig7){ref-type="fig"}c show that at ∣*V*~GS~ − *V*~TH~ ∣  =  ∣ *V*~DS~ ∣  = 1.0 V, the NCFET with RTA at 500 °C achieves 29% larger *I*~DS~ in comparison with the transistor annealed at 450 °C. This is attributed to the fact that the carrier mobility in channel and contact resistance characteristics can be improved with the increasing of annealing temperature \[[@CR19]\]. The typical characteristic induced by the ferroelectric layer, negative differential resistance (NDR), is observed in the *I*~DS~-*V*~DS~ curves for the NCFETs annealed at the different temperatures.Fig. 7**a** Measured *I*~DS~-*V*~GS~ and *I*~G~-*V*~GS~ curves of NCFETs with 3.6-nm NEI annealed at 450 °C and 500 °C. **b** NEI NCFETs has the sub-60 mV/decade points for a *V*~DS~ value of − 0.05 V. **c** *I*~DS~-*V*~DS~ curves for the NEI NCFETs showing the obvious NDR phenomena. NC transistor annealed at 500 °C achieves a 29% *I*~DS~ improvement compared to the device with RTA at 450 °C at a supply voltage of 1.0 V

Figure [8](#Fig8){ref-type="fig"}a shows measured *I*~DS~-*V*~GS~ curves of a NEI NCFET and a control MOSFET with the same insulator thickness of 2.1 nm. Devices have a *L*~G~ of 6 μm. The NCFET exhibits the hysteresis-free characteristics. The inset shows the point SS vs. *I*~DS~ curves for the devices, demonstrating that improved SS is achieved in the NCFET compared to the control device, up to the threshold voltage. Figure [8](#Fig8){ref-type="fig"}b shows the *I*~DS~-*V*~DS~ curves of the NEI NCFET and the control MOSFET. NCFET exhibits the NDR phenomenon for the low *V*~GS~. The NDR effect corresponds to the improved drain-induced barrier lowering (DIBL) characteristics in NCFET compared to the control MOSFET, as shown in Fig. [8](#Fig8){ref-type="fig"}a. At ∣*V*~GS~ − *V*~TH~ ∣  =  ∣ *V*~DS~ ∣  = 1.0 V, a 16% *I*~DS~ enhancement is obtained in NCFET in comparison with the control device. NCFET with 2.1 nm NEI has the less significant NDR compared to the transistor with 3.6 nm NEI, which is consistent with the conclusion in \[[@CR20]\].Fig. 8**a** *I*~DS~-*V*~GS~ curves of an NEI NCFET and control MOSFET with pure Al~2~O~3~ dielectric. Both devices have the 2.1-nm gate insulator. The inset shows that the NCFET has steeper SS than control device up to the threshold voltage. **b** Measured *I*~DS~-*V*~DS~ curves for NCFET and control MOSFET. NDR is observed for NCFET at very low *V*~GS~. At ∣*V*~GS~ − *V*~TH~ ∣  =  ∣ *V*~DS~ ∣  = 1.0 V, NCFET achieves a 16% *I*~DS~ improvement compared to the control device

The temperature dependence of the NCFET with 3.6-nm-thick NEI is investigated herein. Figure [9](#Fig9){ref-type="fig"}a shows *I*~DS~-*V*~GS~ curves measured at 10 °C and 30 °C. Inset indicates that the SS performance of the transistor does not degrade at the elevated temperatures. As the temperature increases, the *I*-*V* curve shifts to more negative *V*~GS~ due to the dominant effect of ferroelectricity, which is opposite to the trend for a conventional MOSFET. Figure [9](#Fig9){ref-type="fig"}b summarizes the shifts in hysteresis voltage and forward switching threshold voltage with temperature. Forward *V*~GS~ shifts to more negative values as temperature increases, which might be due to increased *E*~c~ of the NEI.Fig. 9**a** *I*~DS~-*V*~GS~ of a NEI (3.6 nm) NCFET measured at 10 °C and 30 °C. The curves show a shift towards more negative voltage with increasing temperature, as expected. Inset shows steep point SS. **b** Statistical plots of hysteresis (left) and forward *V*~GS~ @ 10^−7^ A/μm (right) for NCFETs with 3.6-nm NEI layer. Forward *V*~GS~ shifts in the negative direction with increasing temperature

NEI FeFET for Non-Volatile Memory Application {#Sec5}
---------------------------------------------

By increasing the range of *V*~GS~ sweeping, the hysteresis voltage of a NEI FeFET can be increased to achieve a large and stable memory window (MW) for read and write operations. As shown in Fig. [10](#Fig10){ref-type="fig"}, a FeFET with 3.6-nm NEI demonstrates that the MW increases from 0.2 to 1.14 V as *V*~GS~ sweeping range varies from (0.1 V, − 0.1 V) to (1 V, − 2 V). DC sweep endurance of another FeFET memory device is shown in Fig. [11](#Fig11){ref-type="fig"}a, Fig. [11](#Fig11){ref-type="fig"}b illustrates the hysteresis characteristics as a function of number of DC sweeping cycles. Stable *I-V* hysteresis window of \~ 0.65 V is seen.Fig. 10For a large *V*~GS~ DC sweeping range, a MW of 1.14 V is observed for the NEI (3.6 nm) FeFETFig. 11**a** Measured *I*~DS~-*V*~GS~ curves for NEI (3.6 nm) FeFET, through 1000 DC sweeping cycles. **b** DC sweeping endurance measurements show that the NEI FeFET has a stable MW through 1000 cycles

Figure [12](#Fig12){ref-type="fig"} benchmarks the NEI FeFET memory device against reported FeFETs, with regard to MW and FE layer thickness \[[@CR8], [@CR21]--[@CR24]\]. It should be noted that the NEI FeFET device in this work achieves a sizable (\> 1 V) MW with the thinnest reported FE thickness of 3.6 nm. We speculate that it is easier to achieve the stable FE phase in NEI with a smaller thickness, as compared to the doped HfO~2~ \[[@CR28]--[@CR30]\].Fig. 12Benchmarking of NEI FeFET memory device against reported FeFETs, with regard to MW and *t*~FE~. Thinnest FE is achieved by NEI FeFET memory device

Finally, the advantages of the NEI FeFET provided by ZrO~2~ nanocrystals embedded in amorphous gate insulator are discussed. Figure [13](#Fig13){ref-type="fig"} benchmarks the NEI layer against reported doped HfO~2~ films \[[@CR2], [@CR3], [@CR21], [@CR25]--[@CR27]\], with regard to *E*~c~ and *P*~r~. NEI can achieve a much lower *P*~r~ compared to doped HfO~2~ for similar *E*~c~. Our experiments have demonstrated that a *P*~r~ below 1 μC/cm^2^ can provide the required MW in the FeFETs. Excessive polarization could lead to greater depolarization, resulting in worse retention characteristics, which was reported in \[[@CR25]\]. Furthermore, the FE and DE properties of the NEI layer can be adjusted separately: *P*~r~ is enhanced/reduced by increasing/decreasing the volume of FE nanocrystals, and κ is increased by incorporating other elements in the amorphous matrix (e.g*.*, LaAlO~3~), to optimize FeFET performance.Fig. 13Benchmarking of NEI layers against reported doped HfO~2~ films, with regard to *E*~c~ and *P*~r~. NEI achieves much lower *P*~r~ compared to doped HfO~2~ while maintaining similar *E*~c.~ \[[@CR2], [@CR3], [@CR21], [@CR25]--[@CR27]\]

Conclusions {#Sec6}
===========

Novel FeFETs with ZrO~2~ nanocrystals embedded in an amorphous Al~2~O~3~ gate insulating layer are reported. Physical analyses indicate that less than 0.5% Zr in Al~2~O~3~ produces sufficient ferroelectricity for NCFET and NVM applications. Stable NC effect is observed at different measurement temperatures. Stable FeFET memory operation with record thin (3.6-nm total thickness) gate insulator is demonstrated. Stable MW is achieved over 1000 DC endurance cycles. The proposed NEI FeFET design provides a pathway for scaling down the thickness of the FE/DE gate insulator layer to be compatible with FinFETs with very small fin pitches.

Al~2~O~3~

:   Aluminum oxide

ALD

:   Atomic layer deposition

BF~2~^+^

:   Boron fluoride ion

DC

:   Direct current

Ec

:   Coercive field

FeFET

:   Ferroelectric field-effect transistor

Ge

:   Germanium

GeO~*x*~

:   Germanium oxide

HF

:   Hydrofluoric acid

HRTEM

:   High-resolution transmission electron microscope

*I*~DS~

:   Drain current

MOSFETs

:   Metal-oxide-semiconductor field-effect transistors

MW

:   Memory window

NC

:   Negative capacitance

NDR

:   Negative differential resistance

NEI

:   Nanocrystal-embedded-insulator

Ni

:   Nickel

Pr

:   Remnant polarization

RTA

:   Rapid thermal annealing

SS

:   Subthreshold swing

TaN

:   Tantalum nitride

*V*~GS~

:   Gate voltage

*V*~TH~

:   Threshold voltage

ZrO~2~

:   Zirconium dioxide

Not applicable.

Funding {#FPar1}
=======

The authors acknowledge support from the National Natural Science Foundation of China under Grant No. 61534004, 61604112, 61622405, 61874081, and 61851406. This work was also supported by the 111 Project (B12026).

Availability of Data and Materials {#FPar2}
==================================

The datasets supporting the conclusions of this article are included within the article.

YP carried out the experiments and drafted the manuscript. GQH, YP, and WWX designed the experiments. JBW helped to measure the device. GQH and YL helped to revise the manuscript. JCZ and YH supported the study. All the authors read and approved the final manuscript.

Authors' information {#FPar3}
====================

State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an 710071, People's Republic of China.

Competing interests {#FPar4}
===================

The authors declare that they have no competing interests.

Publisher's Note {#FPar5}
================

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
